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ABSTRACT 
This study is about the impact of low duty cycle in high frequency gate 
driver. Duty cycle is important for power electronic device to make it work 
efficiently. Thus, the objective for this project is to design the lowest duty cycle as 
possible in order to observe the impact on gate driver and converter. The different 
value of duty cycle will be applied to two different types of gate drivers which are 
conventional gate driver and resonant gate driver. By applying pulse width 
modulation (PWM) to gate driver switches, it will be determined the duty cycle of 
the gate driver. The PWM is fed directly to both switches on drive circuit to 
activate the power MOSFET. Thus, by changing the PWM value, it will affect the 
duty cycle of the gate driver and resultant power MOSFET, M3. Therefore, the 
different output voltage, output current and operation mode of buck converter can 
be determined from the duty cycle at M3. Thus, the lowest duty cycle can be 
obtained with respect to the buck converter's performance. Some basic 
calculations and relationship between duty ratios to the converter will be explored 
in this work. However, the dead time application needs to be considered to avoid 
cross conduction for gate driver circuit to improve the efficiency of the driver. The 
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1.1 Research Rationale 
CHAPTER I 
INTRODUCTION 
The ultimate goal for this work is to design the low duty cycle for high 
frequency gate driver and to observe the impact by having the low duty cycle. The 
first task is to design the suitable gate drivers which are conventional and resonant 
gate driver at high frequency, 1 MHz. The resonant gate driver is designed to 
improve the perfonnance of conventional gate driver for high frequency. 
Then, the different in duty cycles will be applied to both drivers in order to 
get the lowest duty cycle can be operated. Once the lowest duty cycle is 
detennined, the gate driver's perfonnance and converter will be analyzed at high 
frequency. 
However, there are issues related to high frequency applications in MHz 
range especially the significant gate driving losses, where in the high-current 
applications, it requires large die size active switches, often MOSFETs. At higher 
switching frequency, the increasing gate driving loss may often offset the 
advantages gained by the lower conduction losses with a large die size MOSFETs 
[1]. 
The second task is the implementation of the pulse width modulation to the 
gate driver. Hence, it needs to be designed correctly in designing the duty cycle for 
the gate driver. The changes of pulse width modulation will change the duty cycle 
of the gate driver. 
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1.2 Problem Statements 
The different value of duty cycle on gate driver will affect the resultant 
power MOSFET and also to the power converter. Pulse width modulation needs to 
be designed appropriately at the gate driver's switches without any cross 
conduction. It is because, the incorrect signal will be fed to the power converter 
and may affect the performance of the converter. 
It is impossible to have too low duty cycle for high frequency gate driver 
that it might introduce problems in operating system of gate driver. The low duty 
cycle from the driver will be applied to the buck converter where the maximum 
duty cycle is 50 %. Thus, some research and different duty cycle values will be 
tested to simulate the conventional gate driver and resonant gate driver. 
1.3 Objectives 
There are few objectives to be achieved in this project: 
i. To understand and simulate the Conventional Gate Driver (CGD) at 
high frequency. 
n. To understand the function of duty ratio in totem-pole CGD. 
iii. To apply the buck converter as an application to the driver. 
tv. To apply Resonant Gate Driver (RGD) instead of (CGD) with same 
value of duty cycle. 
v. To analyzed the performance ofCGD and RGD after simulation. 
2 
1.4 Scope of Study 
There are two types of gate drivers used in these projects: conventional and 
resonant gate driver. This study will focus on the different value of duty cycle 
applied to the gate driver in order to obtain the lowest duty cycle. 
The l MHz of switching frequency is used in this work and the application 
circuit is a buck converter. Then, the circuit will be simulated using Pspice 
software and the other settings will be discussed in details in Chapter 3. 
The graph and analysis for both drivers and buck converter's performance 
are based on Pspice simulation. Thus, by having this study, the limitation of duty 




2.1 Duty Cycle 
_I]!;:==: ,~====I~,~ 
T 
Figure I: Duty Cycle Pulse 
The duty ratio, D or duty cycle is defined as the percentage of ton state in 
one complete switching cycle. It is also known as a fraction of time that a system 
is in an active state. Similarly, duty cycle is the proportion of time at which a 
component, device, or system can operate. It can be represented as in Eq. (1 ): 
D=!2!J. 
T (1) 
where T is the period of the overall system as shown in Figure 1. In this high 
frequency of 1 MHz, the period is 1 /.lS while t0 n will be represented as active state. 
Some probability can be obtained by using Eq. (1) with the constant value of 
period, T which is; 
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i. The duty cycle is high if ton is at long duration. 
n. The duty cycle is low if ton is at short duration. 
In this work, the probability (ii) will be used to observe the impact to the 
gate driver with the application of buck converter. The ton will be designed as short 
as possible to obtain low duty cycle. Any smaller changes of duty cycle will affect 
the gate driver's operation, converter's application and pulse width modulation. 
2.1.1 Effects on Gate Driver 
Figure 2: Conventional Gate Driver (CGD) 
Figure 2 shows the configuration of CGD. The duty cycle is applied to the 
PWM1 and PWM2 of the gate driver. It is also a signal to turn on the M1 and M2 
switches. The signal is an alternating pulse and the details of pulse width 
modulation will be discussed in section 2.3. In [2], the pulse width of M1 is 
smaller than M2 in low duty cycle application. Whereas, the pulse width of M1 
will increase as the duty cycle of the gate driver increases. 
5 
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Figure 3: Resonant Gate Driver (ROD) 
Figure 3 shows the ROD implementation. The duty ratio will determine the 
length of conduction time of power MOSFET, Ml that provides sufficient ton for 
iL, to completely charge and discharge. Otherwise, this eventually results in 
oscillation during l 0.ffand hence generates power loss [3]. 
With the significant impact of duty cycle for ROD implementation, the iL, 
can be determined even shorter or longer duration when duty cycle is applied. 
Hence the power dissipation in ROD is easy to calculate [3, 4]. 
When the various duty cycles applied to the both drivers, this may affect 
the performance of the resultant Power MOSFET, M3. Any changes in duty cycles 
will change the resultant power MOSFET. In addition, the pattern of resultant 
power MOSFET is similar to pattern of Ml pulses. 
6 
Figure 4: Buck Converter Application 
Buck converter as shown in Figure 4 is activated by the gate driver. The 
duty cycle from the gate driver is applied to the resultant power MOSFET, M3 and 
gives a new duty cycle to buck converter. That means, the duty cycle of the 
converter is based on the resultant of power MOSFET, M3. Thus, by having a 
different duty cycle at gate driver, it will change the duty cycle of M3 and 
consequently affect buck converter's output parameters values. 
For different duty cycle in M3, the L and C will also be changed 
accordingly. The maximum limit for duty cycle in application of buck converter is 
50 %. When the duty cycle is 50 %, the worst case lrtppk.c at capacitor will occur 
which is about one half of the lout [ 5]. 
The buck converter can operate around 10% as low duty cycle that convert 
7 V to 12 V down to 2 V [6]. However, this application is only apply for 300kHz 
switching frequency. 
7 
2.1.3 Effects on Vou,andluut 
(2) 
From Eq. (2) above, the duty cycle will affect the output voltage. This 
equation can be implemented by using buck converter as shown in Figure 4. 
Having a constant value of V;., the v •• , can be varied depending on the duty cycle 
applied to the gate driver. In this case; 
i. v •• , is high when D is high. 
ii. Vout is low when Dis low. 
Based on Eq. (2), the gate driver can operate even at lower duty cycle. 
However, this is not true since the C and L components values need to be 
considered as long as it is an acceptable value. This is because, it can affect the 
performance of the buck converter and also the iL, for RGD implementation. 
Besides, by changing the duty cycle, it will change the value of lout based 
on Eq. (3) below; 
(3) 
Hence, further studies in low duty cycle will be focused in order to know 
how low duty cycle can reach. Therefore, the gate driver can operate properly after 
some issues are considered as summarized in Table 1. 
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Table I: Summary Issues Related to Duty Cycle 
Description of Duty Cycle Issues Advantages 
Gate Driver switches [2] The pulse width of Ml is Easily determined the 
smaller than the pulse low duty cycle 
width of M2 in low duty designed. 
cycle application. 
Resonant Gate Driver [3] Provide sufficient ton for iL, To allow iL, flow 
to completely charge and without disruptions. 
discharge. Otherwise, this 
eventually results in 
oscillation during t0.uand 
hence generates power 
loss. 
Application of Buck 
Converter 
- lripple, c[ 5] The worst case l,;pple,c is -
about one half of the lout 
for 50 % duty cycle. 
- Vout=2 V Only apply for 300 kHz 10 % performance of 
-
V;n = 7 Vto 24 V 
[6] switching frequency. duty cycle 
9 
2.2 Gate Driver 
Gate driver is the body of switching circuit which activates the ton and f0Jf of 
transistor. It includes either half bridge or a full bridge configuration of the gate 
drive signals. The gate driver circuit has to be operated efficiently with low power 
loss in order to produce a high performance system. 
The switching for the gate driver can be activated using either bipolar 
transistor or power MOSFET. The bipolar transistor uses current driven while the 
power MOSFET is a voltage driven with its insulated gates. With the basic 
knowledge of the principles of driving the gates of these devices will allow the 
designer to speed up or slow down the switching speeds according to the 
requirements of the application [7]. 
Gate driver circuit is crucial for accurate turn on and turn off of the transistor. 
Besides, by having a high frequency, this can cause gate driving loss, lower 
efficiency and excessive power loss due to power challenge in turning on and 
turning off the power MOSFET. For most converters, the gate energy losses 
become a concern at switching frequencies beyond l MHz. 
There are several types of gate driver used in order to drive the power 
converter. Here, the two types of gate drivers will be discussed in this project are 
conventional gate driver and resonant gate driver. 
10 
2.2.1 Conventional Gate Driver (CGD) 
The conventional gate driver shown in Figure 2 has been developed and 
has a same configuration of half bridge structure known as totem-pole driver. A 
bipolar totem-pole is a pair of driving switches, Ml and M2. Besides, it includes an 
equivalent driving resistor Rg between driving switches and power MOSFET, M3. 
When PWMJ is generated to Ml, it will tum on the Ml while M2 will be 
turned off. The signal's behavior at Ml is due to the gate driver voltage source, VI. 
In order to know the pulses are correct, the node voltage will be measured. The 
procedure on how to measure the node voltage is discussed in section 3.5.1. 
However, the conventional gate driver has a lot of problem due to 
switching losses, gate driving losses related to the main power MOSFET gate 
charge especially at high frequency operation which is the gate driving Joss is 
approximately two-third of the total gate drive loss [8]. 
2.2.2 Resonant Gate Driver (RGD) 
Resonant gate driver is designed to improve the performance of 
conventional gate driver in order to reduce gate driving losses caused by high 
switching frequency operation [9]. It consists of inductor, L, instead of resistance 
between power MOSFET and totem pole driver. The resonant gate driver 
technique is utilizing L-C resonance to charge and discharge the MOSFET gate 
capacitance [1 0]. 
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The operation of the RGD is similar to CGD but, this driver has a charging 
and discharging gate capacitance of MOSFET through inductor L,. The energy 
losses are dissipated when input gate capacitance charges and discharges during 
the switching stage. Hence, some of the dissipated energy must be recovered. The 
sufficient duration signal must be applied to the switch of gate driver to make the 
L, charge and discharge properly. 
However the new resonant driver has been introduced by using two half 
bridge circuits [10, 11]. The energy for new resonant gate driver in this article is 
recovered during both charging and discharging transitions. 
In designing the gate drive circuit, it has to make sure that the input energy 
is sufficient to the gate of the power MOSFET in order to make it conduct 
successfully. Hence, the parameters that need to be considered are: voltage applied 
to the gate driver,Vl switching frequency for the switch, time delay, duty ratio, D, 
and the size of resonant inductor, L,. 
There are some probabilities when choosing the size of the resonant 
inductor as stated in article [12] which are; 
i. If L, is higher, it will increase the charging and discharging time of iL, 
and causes the lower speed. 
ii. If L, is lower, the transient response will be reduced and this causes 
the high speed. 
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2.3 Pulse Width Modulation (PWM) 
Nowadays, power converter's switching frequency is being pushed to high 






Figure 5: Cross Conduction Waveform 
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PWM shown in Figure 5 is widely used in digital to analog conversion by 
using 'high' and 'low' signal levels of digital pulses to create some analog values. 
The high side is known as ton while low side is loff- However, PWM needs to be 
designed correctly to avoid cross conduction as shown in Figure 5 which is an 
overlapping between ton and 10ff 
The duty cycle of a square wave is modulated to encode a specific analog 
signal level. The ton is the time during which the DC supply is applied to the load, 
and the 10ffis the times during which that supply is switched off. Given a sufficient 
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Figure 6: PWM Design 
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In order to avoid any cross conduction between two pulses, the time delay, 
td, rise time, tr and fall time, tf will take into consideration in designing the PWM 
as shown in Figure 6. Time delay is very important to prevent short circuit which 
occurs when both signals are at low state. 
Since the PWM is fed to the Ml and M2 switches, it also represents the 
duty cycles generated to the driver. So, by varying the PWM at the gate driver, it 
will vary the duty cycle as well. 
From PWM, it can adjust the duty ratio to produce voltage in the range of 
10 % to 100 % of the maximum supplied voltage, depending on the PWM 
resolution. The PWM resolution is defined as the maximum number of pulses that 
can be packed into a PWM period. Meanwhile, the PWM period is an arbitrarily 
time period in which PWM takes place [14]. 
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2.4 Body Diode Conduction 
Body diode conduction fcurs at the node voltage between totem pole of 
driver, Ml and M2. Body diode !conduction is due to internal diode of the power 
MOSFET called parasitic diode .. When Ml and M2 switches are turned off, this 
parasitic diode is forward biased due to diode continuity approaching -0.7 V and 












Figure 7: kody Diode Conduction 
M2 
Figure 7 shows the gat\: driver and body diode conduction at the node 
voltage pulses. It shows that tjte body diode conduction occurs at Ml when the 
switch M2 is turned off due tl current flowing through the driver as shown in 
Figure 7. However, the current in the body diode Ml needs to be removed before 
I 
Ml turns on. This is because, if the body diode conduction in the circle occurs, it 
might result in. conduction loss.i Smaller body diode conduction will have smaller 
conduction loss. Hence, it is important to have a sufficient time delay, td to reduce 
this loss [3, 16]. 
15 
2.5 Buck Converter 
In this work, the buck converter is used as an application for the gate driver. 
This converter is a common De-De converter topology in power management 
applications. It can convert a voltage source into a lower regulated voltage. For 
example, within a computer system, voltage needs to be stepped down and a lower 
voltage needs to be maintained. 
There are five standard elements or components for buck regulator shown in 
Figure 4 which are; 
1. Power MOSFET, M3 
ii. Diode,D 
iii. Capacitor, C 
IV. Inductor, L 
v. Resistor, R 
The resultant power MOSFET, M3 of the gate driver is acting as the switch 
of buck converter. Hence, the duty cycle of the buck converter depends on this 
switch. 
Therefore, the values for the component of L, C and R have to be changed 
for different values of duty cycle. The methods and calculation to obtain the 
component values will be discussed in Chapter 3. 
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2. 5.1 Operation Mode of Buck Converter 
The buck converter operates in continuous conduction mode (CCM). This 
is because, CCM is the best choice for optimum performance and it allows 
maximum output power to be obtained from a given input voltage and switch 




Figure 8: Continuous Conduction Mode 
The graph for CCM is shown as Figure 8 above. CCM means, the current 
in the energy transfer inductor never goes to zero between switching cycles. 
In order to avoid the discontinuous conduction mode (DCM), it is 
important to choose the value for inductor, L that obtained from calculation which 
will be discussed in section 3.4. The equation is used to determine the critical 
value for inductor. Hence, the inductor value should be greater than the critical 
inductor value for CCM operation. It is because, the critical value of inductor is 
the minimum limit to allow the converter operating in DCM. 
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3.1 Project Planning 
CHAPTER3 
METHODOLOGY 
The project planning of the project is shown in the flow chart at Figure 7 below; 
Topic Selection 
Literature Review 





Figure 9: Flow Chart for the Project Planning 
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From the flow chart shown in Figure 9, the project planning must be 
completed within the schedule based on the Gantt chart (Appendix A). After 
selecting of the topic entitled "The Impact of Low Duty Cycle in High Frequency 
Gate Driver", the literature review is the most important part to be covered. Many 
research papers are gathered to understand the basic concept related to duty cycle 
of the high frequency gate driver. 
Next, the gate drive consisting of conventional gate driver (COD) and 
resonant gate driver (ROD) are constructed as shown in Figure 2 and Figure 3. The 
selection of components for both gate drivers is important in order to simulate the 
circuit. 
The software used to simulate the both drivers is Pspice. If the simulation 
fails, the components need to be selected again with different values. If the 
simulation passes, the buck converter will be used as application to the gate driver. 
Then, the different values of duty cycle are applied to the drivers. If the simulation 
results are wrong, all component values for converter need to be changed. 
The analyses in the impact of duty cycle to the gate driver will be discussed 
in details in Chapter 4. Here, the simulation results will be displayed between both 
drivers. Thus, the lowest duty cycle Ml of the driver can be determined. 
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3.2 Project Activities 
3.2.1 Construction of the PWM 
The construction of PWM is the most important part before designing high 
frequency gate driver. Besides, the correct PWM generation must be used to avoid 
the cross conduction as shown in Figure 5. The value for PWM's setting in the 
Pspice with 1 MHz is listed in the Table 2 below. 
Table 2: PWM's Setting for Ml=23.5 % 
Component Value 
PWMJ Vl-OV, V2-5V, td=5ns, tr=5ns, t.f=5ns, PW- 235ns, 
PER=lOOOns 
PWM2 Vl-OV, V2-5V, td=255ns, tr=5ns, t.f=5ns, PW~ 735ns, 
PER=lOOOns 
Table 2 shows the PWM's setting for high frequency gate driver using 
Pspice software. In this case, the total period for the PWM at 1 MHz is 1000 ns. 
By applying 5 ns for each td. tr and if this will give 15 ns to the dead time as 
shown in Eq. (4): 
Dead Time = td + if+ tr (4) 
At first, the 23.5 % duty cycle at Ml of the gate driver is obtained. Thus, 
235 ns need to be fed at PWMJ. Meanwhile, the pulse width for PWM2 will be 
735 ns. It is important to check the PWM pulse before constructing the driver. So, 
the result of the pulses will be shown in section 4.1.1. 
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However, the PWM's setting is not a constant value since the different 
value of duty cycle needs to be applied. Any changes in duty cycle at Ml switch 
will change the PWM' s setting with respect to same dead time value. In this work, 
the variations of duty cycle at M1 are from 20% to 14 %. Therefore, in section 
4.1.1, the pulse width at PWMJ and PWM2 at different duty cycle tested in the 
simulation will be shown. 
3.3 CGD's Construction 
There are two different types of gate drivers constructed; CGD and RGD. 
The totem-pole which consists of Ml and M2 is the basic circuit for driver 







Figure 10: COD's Construction 
Power MOSFET 
Based on Figure 10, it shows the COD's construction. The Ml, M2 and M3 
are the power MOSFET used as switching devices for driver. The power MOSFET 
chosen must be suitable for the high switching frequency at 1 MHz. Therefore, 
IRFP250 has been chosen for all of them. It is based on the MOSFET 
characteristic for the high switching frequency. 
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Due to the IRFP250 datasheet (APPENDIX B), this power MOSFET is 
suitable for the high current and high speed switching which provides 33 A and 
200 V. The Vi as shown in Figure 10 is set to be 12 V. It is also the power supply 
to the resultant power MOSFET, M3. 
Table 3: CGD's Components 
Components Value Type 
Power MOSFET 33 A/200V IRFP250 
R. 0.0850 -
For CGD construction, the R. value is 0.085 Q as shown in Table 3. Based 
on the data sheet provided at APPENDIX B, the suitable Rg value is less than 
0.085 0. Thus, in this project, the maximum value of R. has been selected for the 
driver operation. 
3.4 RGD's Construction 
The only different construction between CGD and RGD is the gate resistor, 




VI D M3 
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Figure 11: RGD's Construction 
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The RGD's construction shown in Figure 11 consists of L, between the 
switching parts Ml, M2 and M3. It uses the same type of power MOSFET as CGD 
which is 1RFP250. The suitable value for L, needs to be chosen in order to make it 
charge and discharge completely within the pulse width given. This is because, the 
current through the inductor is varying with time. 
inductor and current can be shown in Eq. (5); 
Table 4: RGD's Components 
Components Value 
Power MOSFET 33 A/200V 
L, 23nH 





Table 4 shows the components for designing the RGD. The L, value for the 
RGD is 23 nH which is the maximum inductor value in this simulation. The value 
for L, has been tested from 1 nH, 5 nH, 10 nH until the oscillation starts occur 
inside the pulse width given. Hence, the suitable value for L, is an important in 
order to make iL, to charge and discharge within the pulse width. 
There are many types of analyses based on gate driver simulation for 
different duty cycles applied to Mi. For examples, node voltage output, resultant 
power MOSFET, M3 and body diode conduction time. The methods used to find 
these data will be discussed in section 3.3.1, 3.3.2 and 3.3.3, respectively. 
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3.5 Other's Part Measurement 
3.5.1 Node Voltage Output 
....JL J MJ Node 
PWMJ Voltage J Point 
• M3 VI l] R, 
....JL_j M2 
PWMJ 
Figure 12: Node Voltage Point at Gate Driver 
The node voltage is measured between Ml and M2 as shown in Figure 12 
above. The voltage pin from the Psipce is placed exactly to the point after the 
design circuit is completed. 
The node voltage is measured at 23.5 % of duty cycle at Ml for COD and 
ROD. The graph for node voltage output should have 12 V for the maximum 
voltage as set to the VI. The node voltage graph will be shown in section 4.1.2.1 
for COD and section 4.1.3.1 for ROD. As the duty cycles of the gate driver at Ml 
changes, the node voltage will be measured to check the signal of the driver. 
Next, the node voltage's result will be analyzed in detail in terms of the 
body diode conduction between the switches as in section 4.1.2.2 and 4.1.3.2. 
Then, the body diode conduction for different value of duty cycles with ROD will 
also be discussed in detail in the same section. 
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3.5.2 Resultant power MOSFET, M3 
.....n__ Ml 
PWMI 




Figure 13: Vgs. M3 Point 
The differential voltage marker is placed at the gate to source of power 
MOSFET, M3 as shown in Figure 13. It is also known as Vgs, M3· The circuit is 
simulated to observe the pulses of the resultant power MOSFET, M3 after 23.5% 
of duty cycle at Ml is applied. 
Next, the resultant power MOSFET, M3 for RGD will also be measured at 
the same point. Besides, the same graph will be analyzed for differ·ent value of 
duty cycle for 1 both drivers. The results will be discussed in details in section 
4.1.2.3 for CGip configuration and section 4.1.3.4 for RGD configuration. 
The changes of duty cycle at gate driver, Ml will affect the duty cycle at 
the M3. Besides, the resultant power MOSFET will give the duty cycle for buck 
converter's application. Therefore, the coustruction of the buck converter will be 
based on the duty cycle at M3. 
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3.6 Buck Converter's Application 
_n__ _j Ml 





_n__ _j Rg 
PWM2 M2 
- -
Figure 14: Gate Driver with Buck Converter's Applica1ion 
After the gate driver is constructed, the buck converter will be fed to the 
resultant power MOSFET, M3 as shown in Figure 14. There are five types of 
important components to construct buck converter which are L, D, c; Rand M3. 
The value for all the components can be obtained based on the duty cyc:le at M3. 
This duty cycle at M3 can be obtained from the duty cycle of the gate 
driver, Ml. In the beginning, the duty cycle of a gate driver is 23.5 %. Then, the 
different duty cycles are applied to the gate driver which is 20 % until 15 % 
eventually to observe the effect to the resultant power MOSFET. 
Few parameters of buck converter's components are constant in order to 
make the calculation easier. Table S below shows the constant value of buck 
converter's component with MOSFET and diode type. 
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Table 5: Buck Converter's Components 
Components Value Types 
Vin 12V -
Power MOSFET 33 A/200V IRFP250 
Resistor, R 3.5 n -
Diode, D 
- lN6392 
From the resultant power MOSFET, the buck converter's performance can 
be obtained such as the iL operation mode, output voltage and current. Hence, the 
parameters consisting L and C need to be chosen correctly. 
Thus the parameters for the buck converter's components can be obtained 
from few equations below which are based on (18]; 
i. Inductor 
i·D Lcrit=2 (F)(R) (6) 
The equation for critical inductor value as shown in Eq. (6) above can be 
used to obtain inductor value. The value for the inductor must be higher than Lcrit 
(L > Lcrit) in order to make the buck converter operate in CCM. Thus, the L value 
can be obtained after the Lcrit as shown in Eq. (6) has been calculated. 
By referring to Figure 12, the operation mode of the buck converter can be 
obtained from the current flowing through the inductor, iL. Besides, the 
performance of iL can be evaluated based on different value of duty cycles applied 
to the driver from the changes of duty cycle in MI. 
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If the buck converter operates in DCM, the low duty cycle for a high 
frequency gate driver can be determined. All the graph and results will be shown 
in section 4.1.4.1. 
ii. Capacitor 
ilV 1-D 
Vo = SLcf (7) 
Dis the duty cycle at the resultant power MOSFET, M3. So, to get the duty 
cycle value at M3, the simulation of the driver needs to be performed. Then, the 
graph of the resultant power MOSFET is measured to obtain the duty cycle value. 
In this project, the ripple voltage, Ll V is set to be constant which is 0.005V. 
However, the low value of Ll V is better for the performance of buck converter. 
3. 6.1 lout and Vout at Lower Duty Cycle 
M3 
L 
r-, I fool r 1 1 
R 




Figure 15: Voutand lout Point at Buck Converter 
After the lower duty cycle is obtained from the operation mode of buck 
converter, V out and lout are measured. By taking the voltage and current marker 
across R, the value for Vautand lout can be determined as shown in Figure 15 above. 
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The values of V out and lout from the graph for the buck converter are 
compared to the calculation from the Eq. (I) and Eq. (2). Thus, the difference 
between calculation and graph can be determined. The graphs and values for V out 
and lout will be displayed and discussed in details in section 4.1. 7 and 4.1.8. From 
the v •• ,, the ripple voltage can be measured based on Eq. (8) below; 
V"""' - Vout 
tN= XIOO% (8) 
As usual, the performance of the buck converter is evaluat~:d based on 
different value of duty cycles applied to driver. So, the effect on the duty cycle can 
be observed clearly from the results. 
The low duty cycle for a high frequency gate driver can be obtained from 
the operation mode of converter, V out and lout characteristic. Thus, more analyses 
for the buck converter's performance will be shown in Chapter 4. 
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3.7 Tools and Equipment Required 
In this project, it is based on circuit simulation by using Pspice software 
and the detail for this software is indicated below; 
Version : 8.0 
Build : July 1997 
Copyright : 1997 MicroSim Corporation 
Other components used in the Pspice software include the library path 
shown in Table 6 below with transient analysis setting as tabulated in Table 7; 
Table 6: Component Used and Library Path 
Components Types (Library) 
IRFP250 PWRMOS.slb 
1N6392 DIODE.slb 
Table 7: Transient Analysis Setting 
Transient Analysis Duration 
Print step 1 ns 
Final step 1 ms 
The graph will be simulated until 1 ms and will be printed for each 1 ns. 
This value is verified to all circuits in this project that includes the different value 




RESULTS AND DISCUSSION 
In this section, the results of CGD and RGD are discussed in details. Thus, 
the lower of duty cycle for high frequency gate driver will be determined from the 
performance of the buck converter. 
4.1.1 Pulse Width !tf,odulation (PWM) 
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Figure 16: PWM with dead time application 
Figure 16 shows the alternating signals between PWM1 and PWM2. By 
applying tr, If and td, the total dead time for this alternating signal is 15 ns. In 
addition, the circle shows no overlap exist between both signals. 
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Thus, with 15 ns of a dead time, it is sufficient for PWM to generate the 
signal to the driver without any cross conduction. 
In the beginning, the PWM is set to 23.5 %and it is slowly decreased in 
order to observe the lower duty cycle of gate driver. The ton duration at PWMJ 
shown represents the duty cycle of the gate driver at 235 us. By referring to Eq. 
(1 ), the duty cycle for high frequency gate driver is 23.5 %. Therefore, the duration 
of ton atPWM2 is 735 ns. 
The 15 ns of a dead time is also applied to two different drivers with 
different value of duty cycle by adjusting the PWM signal at the gate driver. 
Hence, the summary of the PWM's setting for various value of duty cycle is 
shown in Table 8 below; 
Table 8: PWM's setting for Different Value of Duty Cycle 
Duty cycle, 23.5 20.0 19.0 18.0 17.0 16.0 15.0 14.0 
DatMJ (%) 
Pulse width 235 200 190 180 170 160 150 140 
PWMJ (ns) 
Pulse width 735 770 780 790 800 810 820 830 
PWM2(ns) 
When the pulse width at PWMJ decreases, the pulse width at PWM2 will 
increase as shown in Table 8. So the variation of pulse width will result in 
different value of duty cycle for high frequency gate driver. Even though the duty 
cycle changes, it is important to ensure there is no overlap occurs between two 
pulses. Thus, the simulation has verified the PWM' s setting before the signals are 
fed to the drivers. 
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4.1.2 Conventional Gate Driver (CGD) 
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Figure 17: Node Voltage Output with PWM Signal 
Node voltage as in Figure 17 shows that the signal starts to tum on when 
M1 switch starts triggering. It means, the node voltage pulse is similar to M1 pulse 
behavior. Besides, the voltage shown at the node voltage is also similar to the 
input voltage supply to the gate driver which is 12 V. The pulse from the node 
voltage is important to supply the sufficient energy to the resultant power 
MOSFET,MJ. 
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Figure 18: Body Diode Conduction of MJ=23.5% 
Figure 18 shows the body diode conduction time of Ml when the switch 
M2 turns off for the CGD circuit It can be seen from the circle in Figure 18 above. 
ov < 
~ 
' 0.999006 ms = 
,. '--; j_ 0.999020 ms 
I i! 
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0.999000ms 0.999008ms 0.999016ms 0.999024ms 
Figure 19: Closed-Up Image Body Diode Conduction Time for CGD at 
Ml=23.5% 
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Meanwhile, Figure 19 shows the closed-up image from the Figure 18 for 
body diode conduction time of Ml. The body diode conduction begins at 0.999006 
ms and ends at 0.999020 ms from the Figure 19. Thus, body diode conduction 
time is 14 ns (0.999020 ms- 0.999006 ms) at Ml= 23.5 %. 
Table 9: Body Diode Conduction Time for CGD 









Table 9 above shows the body diode conduction time observed in CGD 
with different value of duty cycles. It shows the value between 13 ns to 14 ns 
from 23.5 %to 15 % of duty cycles. That means, the body diode conduction 
time, MJ for CGD is less than dead time which is 15 ns. 
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4.1.2.3 Resultant Power MOSFET, M3 
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Figure 20: Resultant Power MOSFET for CGD 
Figure 20 shows the resultant power MOSFET, M3 for CGD circuit at Ml 
of 23.5 % duty cycle. The M3 signal is similar to the node voltage whereby it turns 
on when PWMJ starts to trigger. It is also known as the gate-source voltage of the 
M3 (Vgs,M3). However, the resultant power MOSFET is an importartt switch for 
this circuit in order to complete the operation of the circuit. This is because; the 
resultant power MOSFET is a main switch to the buck converter that gives a duty 
cycle value for buck converter operation. 
The different value of duty cycle will affect the duty cycle at M3. In spite 
of that, the result for M3 at CGD and RGD are simplified in Table 10; 
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Table 10: Duty Cycle at M3 for CGD 
DatPWMJ 
(%) 23.50 20.00 19.00 18.00 17.00 16.00 15.00 
DatM3 
(%) 14.75 12.43 11.80 11.14 10.46 9.75 9.22 
From Table 10, the duty cycle for a high frequency driver at MJ' starts from 
23.5 %and results to 14.75 %of duty cycle at M3. Then, the duty cycle for the 
driver will be varied in order to get the lower of duty cycle for the driver, starting 
from 20 %, 19 %, 18 %, 17 %, 16% and the lower duty cycle is 15 %. In this 
situation, every alteration to the duty cycle at Ml will change the duty cycle at M3 
as shown in Table 10. 
The lower duty cycle's setting for CGD in this project is 15 %and results 
to 9.22 % of M3. However, this value is not the targeting value since the duty 
cycle at M3 will keep on decreases as duty cycle at Ml decreases. This is because, 
the final value of lower duty cycle can be obtained from the buck converter's 
performance which will be discussed in the section 4.1.4. 
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4.1.3 Resonant Gate Driver (RGD) 
12V 
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Figure 21: Node Voltage for ROD at M1=23.5 % 
Most of the simulated node voltage signals have the same pattern for any 
value of pulse width modulation even though the driver operates in either COD or 
ROD. It is proven as shown in Figure 21. From the node voltage, it can be 
observed that the body diode conduction time of M1 occurs in the driv1er, shown in 
the circle. 
4.1.3.2 Body Diode Conduction 
I ov i 
i 
' l O:~~DIS ..... . 0.999020ms 
0.999003 DIS 0.999012ms 0.999020ms 
Figure 22: Closed-Up Image Body Diode Conduction Time for ROD at 
M1=23.5% 
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The closed-up image for body diode conduction time in RGD with 
MJ=23.5% is shown in Figure 22. It shows the body diode conduction time, Ml 
of 13 ns that begins from 0.999007 ms until 0.999020 ms. The body diode 
conduction time at RGD is 13 ns whereas 14 ns in CGD for MJ=23.5 %. 
Since different duty cycles are applied to Ml, it affects the result of body 
diode conduction time. Thus, the body diode conduction time is calculated based 
on different duty cycles as shown in Table 11. 
Table 11: Body Diode Conduction Time for RGD 
DatPWMJ (%) Body Diode 









The body diode conduction time for RGD for different duty cycles is 
shown in Table 11. The values show the body diode conduction time occurred 
between 13 ns to 14 ns which are similar to CGD. Thus, the body diode 
conduction is less than dead time which is 15 ns. 
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For Ml=23.5 % duty cycle, the body diode conduction time for CGD and 
RGD is less than dead time as shown in Table 9 and Table 11. Besides, the 
different value of duty cycle applied to the driver will also affect the body diode 
conduction time for 15 ns dead time. Thus, the following data tabulated in Table 
12 shows body diode conduction time for both drivers at different value of duty 
cycles at Ml. 
Table 12: Body Diode Conduction Time between CGD and RGD 
DatPWMJ (%) Body Diode Conduction Improvement of 
Time (ns) RGD to CGD (%) 
CGD RGD 
23.5 14.0 13.0 7.7 
20.0 13.0 14.0 7.1 
19.0 14.0 14.0 0.0 
18.0 14.0 13.0 7.7 
17.0 13.0 13.0 0.0 
16.0 13.0 13.4 3.0 
15.0 13.0 13.4 3.0 
14.0 - 14.0 -
Table 12 shows the value for body diode conduction time at different value 
of duty cycle with 15 ns dead time. It can be noticed that, for any difference in 
duty cycles applied to the drivers, the body diode conduction for CGD and RGD is 
between 13 ns to 14 ns which is less than dead time. Besides, the differences 
between both drivers as shown in Table 12 are acceptable in this project. This is 
because the difference is within 10 %. 
Hence, it shows that the operation of the gate driver is correct based on the 
node voltage and body conduction time. 
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4.1.3.3 Maximum Value for L, 
The difference in between conventional gate driver and resonant gate 
driver is the discharging and charging time operation of the inductor between gate 
driver and power MOSFET. It is because, the resistor experiences i2R whereas 
inductor current is varying with time as shown in Eq. (5). 
In order to make the inductor fully charged and discharged within the pulse 
width, it is important to select the suitable value for the inductor. So, the pulse 
width will provide sufficient t •• of the gate driver. As the value of resonant 
inductor, iL, increases, it takes a longer duration of iL, to conduct. Thus, it will 
cause the oscillation towards the end of on-time state of PWMJ. 
Based on the theory, the different value of resonant inductor gives different 
characteristic of the waveform at the specific amount of pulse width. Besides, the 
graph of tr and tree is different during the on-state of PWMJ. 
Thus, various value of resonant inductor varying from 15 nH to 30 nH at 
23.5 % RGD is used in search of maximum value for Lro so that, iL, will be fully 
charging and discharging within the specific value of pulse width. 
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Figure 23: iL, waveform for L, = 15 nH 
Figure 23 shows iL, waveform for L,=I5 nH. There is no oscillation inside 
235 ns of pulse width. Thus, the value for L, will be increased to find the 
maximum value for L,. 
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Figure 24: iL, waveform for L, = 24 nH 
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Figure 24 shows the iL, waveform when L, = 24 nH at 23.5 %. The iL, 
starts to oscillate as shown in the circle. This is because it takes longer time 
duration to make it stable during discharging within 235 ns window. However the 
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Figure 25: iL, waveform for L, = 30 nH 
For L, = 30 nH at the pulse width 235 ns as shown in Figure 25 above, the 
iL, shows the oscillation inside the pulse width given. The oscillation shows in the 
circle is higher compared to L, = 24 nH. Hence, as the L, increases there exists 
oscillation waveform towards the end of on-time state of PWMJ. For 30 nH, it 
obviously shows the oscillation inside the pulse. Thus, the higher value of L, will 
cause oscillation at the end of the pulse width. 
In conclusion, 23 nH is the maximum value of L, to make the current 
completely charging and discharging at 235 ns pulse width modulation for RGD. 
This is because, for L, equals to 24 nH, the iL, waveform starts to oscillate inside 
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Figure 26: iL, Waveform with Maximum L, for RGD at 23.5% 
As shown in Figure 26, when PWMJ turns on, iL, starts to charge in L, 
represents as tr. Mean while, the L, starts to discharge inside the PWMJ pulse 
before the pulse fully turns off. Thus, the recovery time, tree is a discharged current 
of iL, which requires a considerable amount of time before the PWMJ turns off. 
The 235 ns pulse width at PWMJ which is 23.5 % of a duty cycle, provides 
sufficient ton for the gate driver to make iL, fully charged and discharged with the 
value of 23 nH. It is shown from the circle in the Figure 26 that there is no 
oscillation waveform at the end of the iLr during its toff.. So, with 23.5 % of duty 
cycle at PWMJ and 15 ns of dead time, it gives sufficient time to the inductor to 
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Figure 27: Resultant Power MOSFET for ROD 
The resultant power MOSFET, MJ for ROD as shown in Figure 27 is 
similar to the MJ for COD. For ROD, 23.5% of Ml duty cycle gives 15.3 %of 
duty cycle at MJ. It is different from COD which is only 14.7 %. The bolded line 
shows in Figure 27 is the exact pulse for the MJ signal. However, the simulation 
result shows the voltage drop at COD as well as ROD during the turn on-state of 
the MJ. Even though the MOSFET used for this driver is suitable for high 
switching frequency as shown in the datasheet as attach at APPENDIX B, the 
switching operation for this MOSFET is still not working properly. 
Voltage drop occurs is due to capacitance gate to source inside the power 
MOSFET. When PWMJ turns on, the voltage does not charge completely and drop 
to 5V until the PWMJ turns off. 
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Any changes in duty cycle for a high frequency gate driver will affect the 
duty cycle at M3. In spite of that, the result for M3 at COD and ROD are 
simplified in Table 13 below; 
Table 13: Duty Cycle at M3 for ROD 
DatPWMJ 
(%) 23.50 20.00 19.00 18.00 17.00 16.00 15.00 14.00 
DatM3 
(%) 15.32 13.04 11.85 11.80 11.14 10.55 9.88 9.88 
From Table 13, the duty cycle for ROD at Ml starts from 23.5 % and 
results to 15.32% of duty cycle at M3. Meanwhile, the M3 duty cycle for COD 
gives 14.75 %as shows in Table 10. After that, the duty cycle for ROD will be 
varied in order to get different value of duty cycle for the driver. Followed by 20 
%, 19%, 18 %, 17 %, 16 %, 15% and the lowest duty cycle is 14 %. At 15% of 
duty cycle at Ml, it will result to 9.88% at M3 which is similar to 14% of duty 
cycleatMJ. 
As the duty cycle at Ml is decreased, the duty cycle at M3 will be 
decreased. The lowest duty cycle's setting for ROD is 14 %, but this is not the 
targeting values similar to COD. This is because, the fmal value of duty cycle 
obtained from the buck converter's performance will be discussed in the section 
4.1.4. 
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4.1. 4 Buck Converter's Performance 
The different value of duty cycle at M3 as stated in section 4.1.2.3 and 
4.1.3.4 will affect the buck converter's performance. The buck converter's 
performance consists of output current, I aut output voltage, V out and inductor 
current, iL operation mode. So, the lowest duty cycle for high frequency duty cycle 
can be determined. 
From the duty cycle values, all components of a buck converter can be 
calculated by referring to Eq. (6), Eq. (7) and Eq. (8). Since, the duty cycle at M3 
for CGD and RGD are different, the value for the components of buck converter 
will also be affected. Thus, the components value at 23.5 % duty cycle of a gate 
driver is shown in Table 14 and Table 15. 
Table 14: Buck Converter Components Value for M/=23.5% (CGD) 
Components Value 
Duty Ratio D M3 14.75% 
Lcrit 1.49l!H 
R 3.50 
c 8 ~tF 
Table 15: Buck Converter Components Value for M1=23.5% (RGD) 
Components Value 
Duty Ratio D M3 15.32% 
Lcrit 1.48 ~tH 
R 3.50 
c 3.5 11F 
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In order to get continuous conduction mode (CCM) operation for buck 
converter, the inductor value must be higher than critical inductor value. It is 
because from Eq. (6), Lcrit itself represents the minimum value of inductor before 
the converter enters the discontinuous conduction mode (DCM). 
In this simulation, all inductor values selected are approaching 100 % from 
the critical value. It is because, the difference between Lcrit and L value is better to 
be higher to make the converter operates in CCM. Thus, the graph of iL for each 
duty cycle is measured and displayed in this following section. 
4.1.4.1lnductor Current (iL) Operation Mode 
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Figure 28: Ripple iL ofCGD at M1=23.5 %, for R= 3.5 .a 
The iL graph of the buck converter is shown in Figure 28. It shows the 
triangle waveform from the simulation and the pattern matches theoreticaly. In 
order to get the iLave value, the value of iL,_ and iLmm need to be considered. So 
the result for iLave of the CGD at M1=23.5% is 503.47 mA. Besides, the graph 
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Figure 29: Ripple iL ofROD at MJ=23.5 %, for L, = 23 nH 
Figure 29 shows the ripple iL of ROD circuit at MJ=23.5 %. It shows that, 
the buck converter is operating in CCM since the iL value never goes to 0 V. The 
average value for iL at ROD is 512.53 mV after considering the iL,_ and il,;n 
values. 
The two graphs of COD (Figure 28) and ROD (Figure 29) for the iL of 
buck converter operate in CCM. However, the value of inductor current of buck 
converter is different for both drivers. Hence, the value of iL and their mode of 
operations will be shown in Table 16. 
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Table 16: iL value with varies of duty cycle at COD, for R= 3.5 n 
D,PWMJ iLmax(mA) iLmin (rnA) iLave(mA) Operation 
(%) Mode 
23.5 764.42 242.52 503.47 CCM 
20.0 659.00 186.47 422.74 CCM 
19.0 615.37 187.69 401.53 CCM 
18.0 585.02 171.36 378.19 CCM 
17.0 590.95 119.49 355.22 CCM 
16.0 634.51 24.84 329.68 CCM 
15.0 714.41 -55.94 329.24 DCM 
Table 16 shows the iLmax and iLmin with iLave for each duty cycle applied at 
COD. The iLave is decreasing as the duty cycle decreases. The operation mode for 
this buck converter at COD is CCM unless for duty cycle of 15 %. It is because, 
the iLmin in case of D= 15 %returns to 0 A which is -55.94 rnA. Next, the value for 
each iL of the buck converter at ROD is tabulated in Table 17 below. 
Table 17: iL value with varies of duty cycle at ROD, for L, =23 nH 
D,PWMJ iLmax(mA) iLmin(mA) iLave(mA) Operation 
(%) Mode 
23.5 656.17 386.89 521.53 CCM 
20.0 578.70 331.46 455.08 CCM 
19.0 663.42 183.99 423.71 CCM 
18.0 617.74 182.89 400.32 CCM 
17.0 586.63 166.13 376.38 CCM 
16.0 598.98 116.47 357.73 CCM 
15.0 649.54 17.95 333.75 CCM 
14.0 673.53 -38.28 317.63 DCM 
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The iLave for the buck converter at RGD decreases when the duty cycle is 
decreasing as shown in Table 17 above. It is similar with iLave for the CGD circuit. 
For RGD, the minimmn duty cycle that can be applied to found to be 14 %. In 
addition, the iL opemtion mode starts at CCM and drops to DCM when duty cycle 
reaches 14 %. 
Theoretically, low duty cycle at buck converter will give better 
performance. Unfortunately, the 15% duty cycle at CGD and 14% at RGD makes 
the converter operates in DCM. Thus, the 15 % of a duty cycle at CGD and 14 % 
at RGD are not suitable for the gate driver to operate buck converter. 
Table 18: The Smnmary of the Difference iL Between CGD and RGD 
D,PWMJ (%) iLatCGD iLatRGD Improvement 
(rnA) (rnA) ofRGDto 
CGD(%) 
23.5 503.47 521.53 3.46 
20.0 422.74 455.08 7.10 
19.0 401.53 423.71 5.23 
18.0 378.19 400.32 5.53 
17.0 355.22 376.38 5.62 
16.0 329.68 357.73 7.84 
15.0 329.24 333.75 1.32 
14.0 
- 317.63 -
Table 18 shows the smnmary of the iL values between CGD and RGD with 
different duty cycle. The improvement between RGD to CGD will be calculated in 
order to observe the performance of the buck converter. 
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It is shown that, the iL for RGD is better than CGD since it gives the 
positive improvement. In addition, when the duty cycle reaches to 15 o/o, the buck 
converter operates in OCM and leading to instability for the buck converter' s 
operation. Hence, the lowest duty cycle for the high frequency CGD is 16 o/o whilst 
15 %forRGD. 
4.1 .5 lou~ and V • at 16% of Duty Cycle for CGD 
The lowest duty cycle for high frequency CGD at Ml is 16 o/o and this 
gives 9.75% of duty cycle at M3. Thus, the lou~ and V out for buck converter will be 
focused on this M3 duty cycle. 
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Figure 30: V o.t and I. of Buck Converter for CGD at M1=l6 o/o 
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Figure 30 shows the V 0111 and /0111 of the buck converter at lowest duty cycle 
in CGD. There is a ripple voltage and current for the buck converter' s output. 
Hence, the V ~ V .w. I.a and /_,. can be considered to get the value of V 0111 and 
Iov~- The V 0111 is 1.171 V while lot~~ is 334.35 mA From Eq. (8), the ripple voltage, 
~V for this waveform results to 0.009V. 
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Figure 31 : V aoot and /Ofll of Buck Converter for RGD at Ml= 15 % 
Then, the buck converter with RGD at M1= 15 o/o is evaluated by observing 
the V Ofll and /Ofll as shown in Figure 31 above. It shows the ripple voltage and ripple 
current imitate the values at RGD operation. After considering the value of V .a. 
V ..w. I Will% and I.,., the value for V 0111 and lot~~ can be determined. Thus, the value for 
the V Qljf is 1.186V and / 0111 is 338. 72mA. 
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Next, the value of V out and lout at ROD and COD operation are summarized 
in section 4.1.7 and 4.1.8 at different duty cycle values. 
4.1. 7 V Ofllfor CGD and RGD 
Table 19: Vout for COD and ROD at different Duty Cycle of Ml 
VoutJY) Improvement 
D, PWMJ (%) COD ROD RGD to CGD (%) 
23.5 1.770 1.838 3.70 
20.0 1.492 1.569 4.90 
19.0 1.412 1.422 0.70 
18.0 1.337 1.416 5.58 
17.0 1.256 1.337 6.06 
16.0 1.171 1.266 7.50 
15.0 1.107 1.186 6.66 
14.0 - 1.185 -
All data for Vout at CGD and ROD are recorded as in Table 19 above. The 
V out for RGD is different with CGD since the V out is depends on duty cycle at M3 as 
shows in Eq. (2). However, V out for RGD is better compared to CGD. It is 
because, the improvement of RGD to CGD gives the positive value. The highest 
improvement is operated at 15 % of duty cycle, Ml which is 6.66%. 
Unfortunately, 15% of Ml makes the buck converter operates in DCM. Next, the 
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Figure 32: V ,, VS Duty Cycle,D 
Figure 32 shows the V Old variation for buck performance with different duty 
cycle values based on Table 19. The red color indicates V Old for buck converter at 
RGD while the blue color for CGD. 
As the duty cycle decreases, the V Old will also decrease. This is because, as 
stated in Eq. (2), V Old is inversely proportional to the D with constant input voltage, 
V m to the buck converter. 
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4.1.8 loutfor CGD and RGD 
Table 20: lout for CGD and RGD at different Duty Cycle of Ml 
lout mA) Improvement 
D, PWMJ (%) CGD RGD RGD to CGD (%) 
23.5 506.47 525.01 3.53 
20.0 426.41 448.43 4.91 
19.0 409.43 426.93 4.10 
18.0 381.89 404.53 5.60 
17.0 358.79 381.81 5.84 
16.0 334.35 361.63 7.54 
15.0 316.25 338.72 6.63 
14.0 
- 319.61 -
Table 20 shows the result for lout at CGD and RGD with different duty 
cycle valued at Ml. The lout of buck converter depends on duty cycle at M3 for 
both drivers. The results have shown the good improvement of RGD to CGD from 
23.5 % Ml duty cycle to 14 %. It is can be shown from the positive value of 
improvement as tabulated in Table 20. 
When the duty cycle of Ml is decreasing, the V out value is decreasing as 
well as lout as shown in Table 19 and Table 20. When the voltage decreases, the 
current will also decrease. However, this result is opposed from Eq. (3) which 
stated that, lout will be higher if the duty cycle is decreasing. Therefore, all the data 
















Figure 33: 10111 VS Duty Cycle, D 
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23.5 
Figure 33 shows lou1 versus duty cycle for buck converter. There is not 
much difference between CGD and RGD circuit in order to tum on the buck 
converter as shown in Figure 32 and Figure 33 in terms of their output 
performance. In addition both figures have same pattern as duty cycle decreases. 
From V out and lou1 value as shown in Table 19 and Table 20, the value is decreasing 
as the duty cycle of Ml decreasing. 
In order to observe the differences between calculation and graph for both 
output performance, ail data are simplified in Table 21 for CGD and Table 22 for 
RGD shown in the next page. 
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Table 21: Vou, and lour Differences for COD atMJ Duty Cycle 
VourM Tolerance lout(mA) Tolerance 
D, PWMJ (%) Calculated Graph (%) Calculated Graph (%) 
23.5 1.764 1.770 0.34 504.00 506.47 0.49 
20.0 1.488 1.492 0.27 425.14 426.41 0.30 
19.0 1.410 1.412 0.28 402.86 409.43 1.60 
18.0 1.334 1.337 0.22 381.14 381.89 0.20 
17.0 1.248 1.256 0.64 356.57 358.79 0.62 
16.0 1.165 1.171 0.51 332.86 334.35 0.45 
15.0 1.106 1.107 0.09 316.00 316.25 0.08 
-- - - - - -~ --
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Table 22: Vout and lout Differences for RGD at Ml Duty Cycle 
Vout_{V)_ Tolerance lout(mA) Tolerance 
I D, PWMJ (%) Calculated Graph (%) Calculated Graph (%) 
I 
23.5 1.835 1.838 0.16 524.29 525.01 0.14 
20.0 1.565 1.569 0.25 447.14 448.43 0.29 J 
19.0 1.420 1.422 0.14 405.71 406.29 0.14 
! 
18.0 1.410 1.416 0.42 402.86 404.53 0.41 
17.0 1.335 1.337 0.15 381.42 381.81 0.39 
16.0 1.265 1.266 0.08 361.43 361.63 0.06 
~ 
15.0 1.185 1.186 0.08 338.57 338.72 0.04 
I 
14.0 1.183 1.185 0.17 338.60 319.61 5.60 I 
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The RGD circuit gives better results as shown in Table 21 and Table 22. 
This can be shown from a low tolerance at RGD either for V out or lout compared to 
tolerance at CGD. It is because, RGD is designed to improve the CGD 
performance as mentioned in section 2.2.2. Thus, RGD circuit is the best choice 
for the buck converter. 
Both gate drivers will results to different V0u1 and lout with buck converter's 
application which is based on duty cycle at M3.Therefore, it can be concluded that 
the lowest duty cycle for CGD is 16% and 15% at RGD. Table 23 and Table 24 
below show in details the result of low duty cycle for both high frequency gate 
drivers. 
Table 23: Lowest Duty Cycle for CGD 
LowerD M3(%) v out (V) lout (rnA) iL (mA) Operation 
(%) Mode 
16.0 9.75 1.171 334.35 329.68 CCM 
Table 24: Lowest Duty Cycle for RGD 
LowerD M3(%) v out (V) lout(mA) iL (mA) Operation 
(%) Mode 
15.0 9.88 1.185 338.72 333.75 CCM 
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CHAPTERS 
CONCLUSION AND RECOMMENDATION 
5.1 Conclusion 
Throughout this project, two types of gate driver have been used to drive 
buck converter which are CGD and RGD. The both drivers need to operate at low 
duty cycle in order to observe the impact to the driver and buck converter. Thus, 
the lowest duty cycle of a CGD has been determined to be 16 %and 15 %for 
RGD. When both gate drivers operate below these values, the buck converter starts 
to operate in DCM. The lowest duty cycle of CGD results in 9.75% of duty cycle 
at M3. As for RGD, 9.88 %. 
The 23 nH of L, has been selected as maximum value for RGD. It is 
because, when 24 nH is chosen, the oscillation waveform will occur inside the 
predetermined pulse width during the discharging of the inductor current. Hence, 
the iL, does not have a completely charging and discharging. 
For every change of duty cycle at Ml of a gate driver, it will result in 
different duty cycle at M3. Thus, the V out. lout and iL operation mode of buck 
converter will also be changed. In addition, the different duty cycle at M3 will 
affect the value of L and C for buck converter. 
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5.2 Recommendation 
Further analysis could be done on both drivers. Even though the RGD 
gives better results, more testing should be done in order to verify the analyses. 
Besides, the power MOSFET used should be chosen correctly to avoid voltage 
drop at M3 with lower capacitance gate to source [19]. The performance of the 
buck converter can be improved if there is no voltage drop at M3. In addition, the 




[1] B.W Joseph, "Methodology for Switching Characterization of Power 
Devices and Modules," MSc. Dissertation Faculty of Electrical Engineering, 
Virginia Polytechnic Institute and State University, January 29, 2002 
[2] K. Derek, "Integrating MOSFETs and Drive Circuitry for Power Supply 
Applications," Vishay Siliconix, Santa Clara, CA, 2000 
[3] N. Z. Yahaya, "Analysis of Proposed High Frequency Resonant Gate Driver 
For A New Soft-Switches SRBC Circuit," PhD. Dissertation Department of 
Electrical and Electronic Engineering, Universiti Teknologi PETRONAS, pp 
22, June 2010 
[4] S. Pan and P. K. Jain "A New Pulse Resonant MOSFET Gate Driver with 
Efficient Energy Recovery" in IEEE Power Electron. Spec. Conf, pp 1-6, 
Jun.2006 
[5] "-". "Buck Converter Design Example," Microchip Technology Incoprated, 
2006 
[6] S. Donald and C. Jorge, "Buck-Converter Design Demystified, " Technical 
Staff,Maxim Integrated Products, Sunnyvale, Calif, June 2006 
[7] B. Maurice, L. Wuidart, "Drive Circuits for Power MOSFETs and IGBTs," 
in Application Note STMicroelectronic, 1999 
63 
[8] D. Patrick, S. Dara 0' and Michael G. Egan, "A Resonant High Side Gate 
Driver for Low Voltage Applications," PEl Technologies, University College 
Cork Ireland, 2005 
[9] N. Z. Yahaya, K.M. Begam and M. Awan "The Analysis of Parameter 
Limitation in Diode-Clamped Resonant Gate Drive Circuit," IACSIT 
International Journal of Engineering and Technology Vol. 2, No.1, pp 17, 
February, 2010 
[10) H. Wang and F. Wang, "A Self-Powered Resonant gate Driver for High 
Power MOSFET Modules,"in IEEE App. Power Electron. Conf. and Expo., 
2006, pp. 183-188. 
[11] S. Pan and P.K Jain, " A New Resonant Gate Driver with Two Half Bridge 
Structures for Both Top Switch and Bottom Switch," Queen's University 
Department of Electrical and Computer Engineering, Canada, " 2006 
[12] Yuhui Chen, "Resonant Gate Drive Techniques for Power MOSFETs," 
Electrical Engineering Faculty of the Virginia Polytechnic Institute and State 
University, May 2000 
[13] "-", "Pulse Width Modulation (PWM) Tutorial", Datadog Systems, 2005 
[14) B. Micheal, "Introduction to Pulse Width Modulation (PWM)," Netrino 




[15] M. Steve, "Predictive Gate Drive Frequently Asked Question," Texas 
Instruments Incoprated, February 2003 
[16] M. Steve, "Predictive Gate Drive Boosts Synchronous DC/DC Power 
Converter Efficiency," Texas Instruments Incoprated, April2003 
[17] D. Anirban and G. Antip, "Study and Design of Buck Converter," 
Electrical Engg., Nit, Rourkela, pp 17, 2006 
[18] I. Batarseh, Power Electronic Circuit, Orlando, Florida, pp 132-138, John 
Wiley & Son, Wiley, 2004 
[19] "-","Application Note AN-944 Use Gate Charge to Design the Gate Drive 









7 I Viva 









N-CHANNEL 200V- 0.0730- 33A T0-247 
PowerMesh™ II MOSFET 
TYPE Voss Ros(on) lo 
IRFP250 200V < 0.0850 33 A 
• TYPICAL RDs(on) = 0.0730 
• EXTREMELY HIGH dv/dt CAPABILITY 
• 1 00% AVALANCHE TESTED 
• NEW HIGH VOLTAGE BENCHMARK 
• GATE CHARGE MINIMIZED 
DESCRIPTION 
The PowerMESH™ II is the evolution of the first 
generation of MESH OVERLAY™ . The layout re-
finements introduced greatly improve the Ron*area 
figure of merit while keeping the device at the lead-
ing edge for what concerns swithing speed, gate 
charge and ruggedness. 
APPLICATIONS 
• HIGH CURRENT, HIGH SPEED SWITCHING 
• UNINTERRUPTIBLE POWER SUPPLIES (UPS) 
• DC-AC CONVERTERS FOR TELECOM, 
INDUSTRIAL, AND LIGHTING EQUIPMENT 
ABSOLUTE MAXIMUM RATINGS 
Symbol Parameter 
Vos Drain-source Voltage (VGs = 0) 
VoGR Drain-gate Voltage (RGs = 20 k!l) 
VGs Gate- source Voltage 
lo Drain Current (continuos) at Tc = 25°C 
lo Drain Current (continuos) at Tc = 100°C 
1oM (•) Drain Current (pulsed) 
PTOT Total Dissipation at T c = 25°C 
Derating Factor 
dv/dt(1 ) Peak Diode Reoovery voltage slope 
Tstg Storage Temperature 
TJ Max. Operating Junction Temperature 
(•)Pulse width limited by safe operating area 
Sep 2000 
T0-247 
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Rthj-case Thennal Resistance Junctlon-case Max 0.66 
Rthj-amb Thennal Resistance Junction-ambient Max 30 
Rthc-sink Thennal Resistance Case-sink Typ 0.1 
T, Maximum lead Temperature For Soldering Purpose 300 
AVALANCHE CHARACTERISTICS 
Symbol Parameter Max Value 
IAR Avalanche Current, Repetitive or Not-Repetitive 33 (pulse width limited by TJ max) 
EAs 
Single Pulse Avalanche Energy 600 (starting TJ = 25 oc, io = IAR. Voo = 50 V) 
ELECTRICAL CHARACTERISTICS (TCASE = 25 oc UNLESS OTHERWISE SPECIFIED) 
OFF 
Symbol Parameter Test Conditions Min. Typ. Max. 
V(BR)DSS Drain-source lo = 250 ~. VGs = 0 200 
Breakdown Voltage 
loss Zero Gate Voltage Vos = Max Rating 1 
Drain Current (V GS = 0) Vos =Max Rating, Tc = 125 oc 50 
IGss Gate-body leakage VGS = ±30V ±100 
Current (Vos = 0) 
ON (1) 
Symbol Parameter Test Conditions Min. Typ. Max. 
VGS(Ih) Gate Threshold Voltage Vos = VGs. lo = 250 ~ 2 3 4 
Ros(on) Static Drain-source On VGs = 10V, lo = 16A 0.073 0.085 
Resistance 
lo(on) On State Drain Current Vos > lo(on) x Ros(on)max, 33 
VGs = 10V 
DYNAMIC 
Symbol Parameter Test Conditions Min. Typ. Max. 
gfs Forward Transconductance Vos > lo(on) x Ros(on)max. 10 25 
lo = 16A 
Ciss Input Capacitance Vos = 25V, f= 1 MHz, VGS = 0 2850 
Coss Output Capacitance 420 























ELECTRICAL CHARACTERISTICS (CONTINUED) 
SWITCHING ON 
Symbol Parameter Test Conditions 
ld(on) Tum-on Delay Time Voo = 100V, lo =16 A 
tr Rise Time 
RG = 4.7!1, VGs = 10V 
(see test circuit, Figure 3) 
Og Total Gate Charge Voo = 160V, lo = 33 A, 
Ogs Gate-Source Charge VGs = 10V, RG = 4.7!2 
Q gd Gate-Drain Charge 
SWITCHING OFF 
Symbol Parameter Test Conditions 
tr(voff) Off-voltage Rise Time Voo = 160V,Io = 16 A, 
ft Fall Time RG = 4.7!2, VGs = 10V (see test circuit, Figure 5) 
tc Cross-over Time 
SOURCE DRAIN DIODE 
Symbol Parameter Test Conditions 
I so Source-drain Current 
lsoM (2) Source-drain Current (pulsed) 
Vso (1 ) Forward On Voltage lso = 33 A, VGS = 0 
trr Reverse Recovery Time I so = 33 A, di/dt = 1 OOAIJLS, 
Orr Reverse Recovery Charge Voo = 1 OOV, TJ = 150"C (see test circuit, Figure 5) 
IRRM Reverse Recovery Current 
Note: 1. Pulsed: Pulse duration= 300 115. duty cyde 1.5 %. 
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Fig. 1: Undamped Inductive Load Test Circuit 
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Fig. 3: Switching Times Test Circuit For 
Resistive Load 
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Fig. 5: Test Circuit-For Inductive Load Switching 
And Diode Recovery Times 




Fig. 2: Undamped Inductive Waveform 
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T0-247 MECHANICAL DATA 
DIM. 
mm Inch 
MIN. TYP. MAX. MIN. TYP. MAX. 
A 4.7 5.3 0.185 0.209 
D 2.2 2.6 0.087 0.102 
E 0.4 0.8 0.016 0.031 
F 1 1.4 0.039 0.055 
F3 2 2.4 0.079 0.094 
F4 3 3.4 0.118 0.134 
G 10.9 0.429 
H 15.3 15.9 0.602 0.626 
L 19.7 20.3 o.n6 o.n9 
L3 14.2 14.8 0.559 0.582 
L4 34.6 1.362 
L5 5.5 0.217 
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